

PAPER

## Effect of the thermal stress on the defect evolution at GaAs/Si wafer bonding with a-Ge intermediate layer

To cite this article: Zongpei Li *et al* 2021 *Semicond. Sci. Technol.* **36** 095005

View the [article online](#) for updates and enhancements.

### You may also like

- [Arsenic Formation on GaAs during Etching in HF Solutions: Relevance for the Epitaxial Lift-Off Process](#)  
N. J. Smeenk, J. Engel, P. Mulder *et al.*
- [Design and simulation of double-heterojunction solar cells based on Si and GaAs wafers](#)  
Jaker Hossain
- [Simultaneous dual-wavelength operation around 1.06  \$\mu\$ m of a LD-end-pumped, passively Q-switched Nd:GGG laser with GaAs as saturable absorber](#)  
Hongwei Chu, Shengzhi Zhao, Yufei Li *et al.*



The Electrochemical Society  
Advancing solid state & electrochemical science & technology

242nd ECS Meeting

Oct 9 – 13, 2022 • Atlanta, GA, US

Abstract submission deadline: **April 8, 2022**

Connect. Engage. Champion. Empower. Accelerate.

**MOVE SCIENCE FORWARD**



Submit your abstract



# Effect of the thermal stress on the defect evolution at GaAs/Si wafer bonding with a-Ge intermediate layer

Zongpei Li<sup>1</sup>, Donglin Huang<sup>1</sup>, Jinlong Jiao<sup>1</sup> , Ziwei Wang<sup>1</sup>, Cheng Li<sup>1</sup>, Wei Huang<sup>1</sup>, Shaoying Ke<sup>2,\*</sup>  and Songyan Chen<sup>1,\*</sup> 

<sup>1</sup> Department of Physics and Jiujiang Research Institute, Xiamen University, Xiamen 361005, People's Republic of China

<sup>2</sup> College of Physics and Information Engineering, Minnan Normal University, Zhangzhou 363000, People's Republic of China

E-mail: [syke@mnnu.edu.cn](mailto:syke@mnnu.edu.cn) and [sychen@xmu.edu.cn](mailto:sychen@xmu.edu.cn)

Received 2 February 2021, revised 24 May 2021

Accepted for publication 2 June 2021

Published 27 July 2021



CrossMark

## Abstract

In this paper, the bonding of GaAs wafer and Si wafer is achieved by introducing an amorphous Ge as the intermediate layer. Dislocations are observed on the GaAs surface when the GaAs/Si bonded wafers are annealed at 150 °C. The dislocation density is found to increase with the increase of the annealing temperature (from 150 °C to 350 °C). This feature can be explained by the increase of the thermal stress in the GaAs wafer due to the thermal mismatch between GaAs and Si wafers. With higher annealing temperature, such as 300 °C and 350 °C, some pits which originate from the partial cracking of GaAs surface are observed at the boundary of the bonded and unbonded regions. According to the stress simulation, the thermal stress at the bonding interface increases rapidly and reaches its maximum near the boundary of the bonded and unbonded regions, leading to the cracking of GaAs surface (formation of pits). In addition, large numbers of dislocations are generated near the pits. This may be attributed to the reduction of the nucleation energy of dislocations.

Supplementary material for this article is available [online](#)

Keywords: thermal stress, GaAs, Si, wafer bonding, defect

(Some figures may appear in colour only in the online journal)

## 1. Introduction

Compared with III–V semiconductors, silicon (Si) has the advantages of higher mechanical strength, higher thermal conductivity, and lower cost. Therefore, Si is regarded as an ideal supporting material for III–V semiconductors, such as GaAs on Si. However, due to the large difference of thermal expansion coefficients ( $\alpha_{\text{Si}} = 2.6 \times 10^{-6}$ ,  $\alpha_{\text{GaAs}} = 5.7 \times 10^{-6}$ ) and lattice constants ( $\alpha_{\text{Si}} = 0.54$  nm,  $\alpha_{\text{GaAs}} = 0.56$  nm) between

these materials, high interfacial biaxial tensile stress ( $\sim 10^8$  Pa) exists in the Si-based thin GaAs layer during epitaxial growth [1]. It is energetically favorable to be accommodated by a combination of elastic strain and interfacial misfit dislocation rather than by elastic strain alone with the increase of strained layer thickness [2–5]. The dislocations produced by the lattice mismatch acts as the acceptor-like defects at the middle of the bandgap, leading to the increase of the dark current of the photoelectric device. Although many modified GaAs/Si epitaxial methods were proposed to decrease the dislocation density, such as the two-step Ge intermediate layer growth [6], patterned Si growth [7], and GaAs buffer layer growth [8], The

\* Authors to whom any correspondence should be addressed.

threading dislocation density of  $10^6$ – $10^7$   $\text{cm}^{-2}$  cannot be further reduced. More importantly, these growth methods were conducted at high temperature and for long time, leading to the increase of the cost [9–12].

Wafer bonding techniques, which are very different from the epitaxial growth techniques, have recently been applied to achieve the integration of Si and GaAs wafers [13–18]. These techniques can eliminate the stress caused by the lattice mismatch during epitaxial growth, while the thermal stress still needs to be addressed. Some low-temperature wafer bonding techniques also have been proposed to reduce the thermal stress in GaAs layer, for example, by employing polyimides, epoxies, spin-on-glasses, photoresist, and DVS-BCB, the wafer bonding can be performed at 120 °C or even lower temperature. However, due to the high resistance of these organic materials, these techniques are not suitable to fabricate photoelectric devices which are sensitive to the electrical conductivity at the bonded interface. Although  $\text{O}_2$  plasma treatment and covalent direct bonding conducted at 400 °C can achieve carrier transport at the bonded interface [19–22], the thermal stress of GaAs/Si bonded wafers is as high as tens of MPa. This may lead to the deterioration of the performance of the optoelectronic devices. In order to reduce the thermal stress, the method in which a superlattice layer is introduced to control the stress were proposed [23]. However, the effect of thermal stress on the generation of dislocations at the bonded interface has hardly been studied so far.

In this paper, GaAs/Si bonded wafer was realized by introducing the amorphous Ge (a-Ge) intermediate layer [24, 25]. There are two advantages of wafer bonding by introducing a-Ge. One is that the introduction of a-Ge interlayer can prevent the host wafer from contacting handle wafer, leading to eliminating the stress caused by the lattice mismatch. In addition, the advantage of introducing a-Ge as the intermediate layer over polymer materials is that carriers can transport across the bonding interface, which make GaAs/Si heterojunction fabricated by inserting a-Ge maintain rectification characteristic. High bonding strength of >5 MPa is achieved for the GaAs/Si bonded wafers. Different annealing temperatures (150 °C–350 °C) are selected to study the effect of the temperature on the defect evolution in the bonded wafers. In addition, the finite element method is employed to calculate the thermal stress at GaAs/Si bonded interface.

## 2. Experiment

The 4 inch GaAs wafer (350  $\mu\text{m}$ , etch pit density < 30, (100)  $15^\circ$  off toward <111>) and 4 inch (100)-ordered Si wafer (500  $\mu\text{m}$ ) were cut into  $1 \times 2$  cm by dicing machine. The Si wafers were cleaned by the RCA method. For comparison, two series of GaAs wafers were cleaned by different methods (sample A and sample B). Sample A was ultrasonic cleaned by acetone, ethanol, and deionized water, respectively, for 10 min. Sample B was only ultrasonic cleaned by acetone and ethanol, respectively, for 10 min without deionized wafer.

After that, both samples were immersed into the solution of HF:  $\text{H}_2\text{O} = 1:4$  and the solution of isopropanol:  $\text{HCl} = 10:1$  for 5 min. Finally, the rinse of deionized water was conducted.

After cleaning, the Si and GaAs were loaded into the magnetron sputtering chamber, and the sputtering of 10 nm thick a-Ge layer with the power of 120 W and the pressure of 0.5 Pa was conducted for 26 s when background vacuum of  $1 \times 10^{-4}$  Pa was achieved. Then, GaAs and Si were brought into contact by pressing for 60 s after taking out of the chamber. After that, the bonded GaAs/Si wafers were annealed at 150 °C, 200 °C, 300 °C, and 350 °C for 20 h, respectively, at a rate of 0.5 °C  $\text{min}^{-1}$  in the tube furnace under  $\text{N}_2$  atmosphere.


In order to expose the GaAs bonding surface, the bonded wafers were immersed in a KOH aqueous solution ( $\text{H}_2\text{O}$ :  $\text{KOH} = 4:1$ ) in a quartz beaker. The etching temperature of 80 °C was selected. After etching for 7–8 h, the Si handle wafers were totally etched away, reserving the bonding surface of GaAs for observation. Due to the fact that the etching of molten KOH occurs preferentially in the area where the strain is accumulated, the etch pits after etching were used to characterize the dislocations. Thus, GaAs was heated up to 400 °C in molten KOH for an hour to identify the dislocations.

The atomic force microscope (AFM) was used to reveal the surface morphology of the GaAs wafer before bonding. The ultrasonic scanning microscope (SAM-301) was used to characterize the unbonded region at the bonded interface. The universal testing machine (AGS-X 5KN) was used to test the bonding strength of the bonded wafers ( $1 \times 1$  cm). The scanning electron microscope (SEM) and optical microscope (OM) were used to reveal the etch pit of GaAs. The ANSYS software was applied to simulate the thermal stress at GaAs/Si bonded interface.


## 3. Results and discussion

Figure 1(a) shows the AFM images of GaAs surfaces with different cleaning methods. The root-mean-square (RMS) of 0.66 nm and 0.35 nm is achieved for sample A and sample B, respectively. This indicates that the RMS of GaAs increases for the sample cleaned with deionized water for 10 min. This can be explained by the fact that the Ga element is extremely unstable in the solution without high concentrations of hydroxyl ions [26]. The wafer bonding with a-Ge intermediate layer is a kind of hydrophilic bonding [27] and the RMS of the substrate is required to be below 0.5 nm [28]. Thus, the cleaning of GaAs wafer without deionized water is selected for further study.

The SAM images of the GaAs/Si bonded interface annealed at 150 °C, 200 °C, and 350 °C, respectively, are shown in figure 2. The white and black areas represent the unbonded and bonded region, respectively. Some unbonded areas were observed at the edge of the bonded wafer and lots of bubbles emerge at the bonded interface for the samples annealed at 150 °C and 200 °C. This can be explained by the fact that hydrogen, a by-product of hydrophilic reaction at the bonded




**Figure 1.** (a) AFM images of the surface of sample A (left) and B (right). (b) Tensile curve of the GaAs/Si bonded wafers annealed at 350 °C for 20 h.




**Figure 2.** SAM images of the GaAs/Si bonded wafer. The bonded wafers annealed at (a) 150 °C, (b) 200 °C, and (c) 350 °C.


interface, hinders the perfect contact of the two substrates, leading to the separation of the contact surfaces. The reaction at the bonded interface can be given by equations (1) and (2). The reaction of hydroxyl groups attached to the surface forms the bridging oxygen bonds and water. The wafer diffuses into the surrounding native or thermal oxide to react with Si. Thus, the SiO<sub>2</sub> and hydrogen emerge at the bonded interface. On the other hand, the hydrogen is not completely eliminated due to the low-temperature annealing of the bonded samples, leading to the formation of unbonded regions (bubbles) at the interface. As shown in figure 1(b), the bonded wafer with the bonded area of 1 cm<sup>2</sup> is used for the tensile testing, the bonding strength of 5 MPa of the bonded wafers is obtained. This is enough for following machining process



After selective etching of Si wafer with KOH solution, the bonding surface of GaAs is exposed. The GaAs surfaces are further etched by molten KOH to identify the dislocation pits, as shown in figure 3. The etch pits emerge on the bonding surface of GaAs in the sample annealed at 150 °C, as shown in



**Figure 3.** OM images of GaAs surface etched by molten KOH. The bonded wafers annealed at (a) 150 °C, (b) 200 °C, and (c) 350 °C.



**Figure 4.** (a) The shape and front view of the etch pit on the surface of GaAs (100) 15° off toward <111> and GaAs (100). (b) Crystal orientation observed along the direction perpendicular to the plane (100) 15° off toward <111>. (c) The process of the Frank-Read multiplication mechanism.

figure 3(a). One can see that a sector-like etch pit is observed on the of GaAs surface. It was reported that the shape of the etch pits for the dislocations on the surface of GaAs (100) is a hexagonal pyramid, which is the same as B in figure 4(a). When the etch pit is observed along <100> direction, its shape is the same as A in figure 4(a). If the (100) plane is inclined by 15° along <111> direction (C in figure 4(a)), the shape of the etch pit becomes a hexagon that looks like a sector (D in figure 4(a)). This is the same as the shape of the pits observed in figure 3.

It can be concluded that the observed sector-like etch pits originate from the dislocations in the bonded GaAs wafer. This reveals that the thermal stress generated after annealing can indeed produce dislocations on the bonding surface.


Figures 3(b) and (c) show the etch pits on the GaAs bonding surface of the bonded wafer annealed at 200 °C and 350 °C, respectively. One can see that the etch pit density increases

with the increase of the annealing temperature. This may be due to the higher strain energy at higher annealing temperature induced by the difference of the coefficient of thermal expansion. Note that the etch pits are arranged along  $\langle 011 \rangle$  direction, as shown in figure 4(b). The Frank–Read dislocation multiplication mechanism may be responsible for this feature. According to this theory, when the edge dislocation slips on the (111) crystal plane along the  $\langle 011 \rangle$  crystal direction, it crosses with the pinning point (point defect) probably. This causes the two ends of the dislocation pinned by the nodes. However, due to the fact that the thermal stress in the direction perpendicular to the dislocation line drives the dislocation to slip along  $\langle 011 \rangle$  direction and the dislocation line can only be bent due to two ends fixed. New dislocation loop is generated when the process in the figure 4(c) occurs. This process is endlessly cycle and produces a new dislocation loop every cycle to achieve dislocation multiplication. Thus, we believe that the increase of the etch pit density is attributed to dislocation multiplication. It can be seen that the dislocation is dense on the GaAs surface of the bonded wafer annealed at 200 °C and seriously denser on the surface of GaAs of the bonded wafer annealed at 350 °C. In order to further explain this feature, the finite element simulation is also conducted later.


The impurities may be leaved on the GaAs surface when the wafer is cleaned only by the organic and HF solution. This may hinder the contact of GaAs and Si during wafer bonding. Thus, some bonded wafers with unbonded regions were obtained. It can be observed that the shape of the etch pit on GaAs in the samples annealed at 300 °C and 350 °C with unbonded area is different from the shape of the etch pit on GaAs in the samples annealed at 350 °C without unbonded area. The SAM images of GaAs/Si bonded wafer annealed at 300 °C and 350 °C with some unbonded areas are showed in figures 5(a) and (b). The KOH solution is used to etch these bonded wafers and an original GaAs wafer in water bath at 80 °C for 8 h. After selective etching of Si wafer with KOH solution, a few pits are observed on the surface of GaAs. The pits appear in the area surrounded by red circle which is close to the unbonded edges in figures 5(a) and (b), as shown in figures 5(c) and (d). In addition, OM image of the original GaAs surface shows that no pit is observed in figure S1 (available online at [stacks.iop.org/SST/36/095005/mmedia](https://stacks.iop.org/SST/36/095005/mmedia)). Therefore, it can be inferred that the pits on the GaAs surface after etching of Si wafer are not caused by the etching of dislocations using KOH solution.

Figures 5(e) and (f) show the OM image of the surface in figures 5(c) and (d) further etched by molten KOH solution. A large number of strip-shaped etch pits form near the original pits. The areas marked by red circle in the figures 5(e) and (f) are the areas marked by red circle in figures 5(c) and (d). It also can be observed that the shapes of head and tail of the strip-shaped etch pits are similar to that of the single etch pit in figure 4.

In order to explain the formation of strip-shaped etch pits, the SEM images of the strip-shaped etch pits are shown in figure 6(a). One can see that each side of the strip-shaped etch pits are parallel to each other along a specific direction. This




**Figure 5.** SAM images of GaAs/Si bonded wafers annealed at (a) 350 °C and (b) 300 °C. OM images of the GaAs surface in the samples annealed at (c) 350 °C and (d) 300 °C when Si wafer is etched. OM images of the GaAs surface in the samples annealed at (e) 350 °C and (f) 300 °C further etched by molten KOH.



**Figure 6.** SEM image of (a) strip-shaped etch pits and (b) single etch pit on the GaAs surface in the sample annealed at 350 °C.

feature can be explained by the fact that etching of strip-shaped etch pits are along crystal orientation. This is consistent with the mechanism of the generation of the etch pits. In addition, the steps which look like the boundary of the etch pits are seen in the area surrounded by the red circles. The shape of the head of the strip-shaped etch pits is also same as the profile of the single etch pit, as shown in figure 6(b), as shown in figure S2. It can be concluded that the strip-shaped etch pits are derived from the connection of a large number of single etch pits.

Note that almost strip-shaped etch pits observed in figure 5 form near original pits due to the high thermal stress. It have been reported that when the dislocation nucleates near impurity or defects on the substrate surface, the dislocation nucleation energy decreases [29]. We believe that the defect near original pits lead to the nucleation of the dislocations. This requires less dislocation nucleation energy. Therefore, the dislocations may be formed preferentially near the pits. Dislocation nucleation with the above mechanism draw less energy from the elastic energy. Thus, lots of dislocations are



**Figure 7.** Images of the simulation model of the bonded wafer annealed at (a) 150 °C, (b) 200 °C, (c) 300 °C, and (d) 350 °C.

generated at the edge of the unbonded region to relax the strain energy compared with that in the bonded areas. Overall, the strip-shaped etch pits are due to the dense dislocations which are etched by molten KOH.

Note that the original pits are located at the boundary between the bonded and the unbonded regions. In addition, these pits are not observed for the bonded wafers annealed at 150 °C and 200 °C. This indicates that high thermal stress occurs at the boundary. In order to address this feature, a three-dimensional finite element simulation is performed to determine the distribution of the thermal stress at the bonded interface.


In the simulation, the Si wafer with thickness of 500  $\mu\text{m}$  is defined as the host wafer and the GaAs wafer with thickness of 350  $\mu\text{m}$  is defined as the handle wafer. Ten nanometer thick a-Ge is inserted between the two bonding wafers. Compared to direct bonding, the effect of the a-Ge layer on the thermal stress in GaAs can be ignored according to the simulating result, as shown in figure S3. Therefore, the a-Ge layer is not introduced in this simulation. Figure 7 shows the bonding interface definition. To depict the partially bonded GaAs/Si samples, the green areas stand for unbonded regions, and the orange areas stand for bonded regions. The shapes of the bonded areas are depicted according to SAM observations of the four samples in figures 2(a), (b) and 5(a), (b). The temperature is set to rise from room temperature to the annealing temperature. In addition, the thermal stress of the fully bonded wafer annealed at 150 °C, 200 °C, 300 °C and 350 °C are also calculated. The four vertices of Si are constrained in the  $z$  axis.

The material parameters listed in table 1 are used for this simulation. The mapping obtained indicates biaxial stress of GaAs at a distance of 1  $\mu\text{m}$  from the bonding interface.

Figure 8(a) shows the thermal stress in fully bonded wafers annealed at 350 °C. One can see that the thermal stress in central region is homogeneous when all the areas are bonded. For the partially bonded sample, the thermal stress increases rapidly and it approaches maximum at the boundary between bonded and unbonded region, as shown in figures 8(b–e). The calculated thermal stress at the boundary and in the bonded region for the GaAs/Si bonded wafer annealed at 150 °C, 200 °C, 300 °C, and 350 °C is listed in table 2. One can see

**Table 1.** Material parameters for thermal stress simulation.

	Young's modulus (GPa)	Poisson's ratio	Thermal expansion coefficient (ppm K <sup>-1</sup> )	Density (g cm <sup>-3</sup> )
GaAs	85.9	0.31	5.7	5.37
Si	170	0.28	2.6	2.33



**Figure 8.** Mapping of the  $x$ - (left) and  $y$ - (right) stress of GaAs at a distance of 10  $\mu\text{m}$  from the bonding interface. (a) The fully bonded wafer annealed at 350 °C, the partially bonded wafer annealed at (b) 150 °C, (c) 200 °C, (d) 300 °C, and (e) 350 °C.

that the thermal stress at the boundary is twice of that in the bonded region for bonded wafer annealed at 350 °C. When the annealing temperature drops to 300 °C, the stress at the boundary is still greater than the stress in the bonded region of the bonded wafers annealed at 350 °C. However, the thermal stress at the boundary for bonded wafer annealed at 150 °C and 200 °C is the same as that in the bonded region of the bonded wafer annealed at 350 °C, or even lower, leading to the absence of the pits. Overall, we assume that high thermal stress at the boundary for bonded wafer annealed at 300 °C and 350 °C may cause some microcracks on the bonding surface for extremely brittle GaAs, leading to the formation of the pits.

Table 2 shows that the thermal stress increases with the increase of the annealing temperature for the bonded region. On the other hand, the strain energy will increase as the thermal stress increases according to

$$U_{\text{coh}} = h\sigma^{\prime\prime}\epsilon^{\prime\prime}$$

where  $U_{\text{coh}}$  is the coherent energy,  $h$  is the thickness of the GaAs wafer,  $\sigma$  is the stress and  $\epsilon$  is the strain. Therefore, more dislocations are formed to relax the strain energy. This is corresponding to the result of the experiment.

**Table 2.** Biaxial stress of GaAs at a distance of 10  $\mu\text{m}$  from the bonding interface in the bonded area and at the boundary.

Temperature	Stress (MPa)	Fully bonded sample		Partially bonded sample	
		Center	Edge	Bonded area	Boundary (max)
150 °C	x direction	25	26	25	45
	y direction	25	26	25	37
200 °C	x direction	34	36	34	66
	y direction	34	36	35	62
300 °C	x direction	53	56	53	100
	y direction	53	56	56	81
350 °C	x direction	63	66	64	115
	y direction	63	66	64	96

#### 4. Conclusion

In this article, the bonding of GaAs wafer and Si wafer is achieved by introducing amorphous Ge as the intermediate layer. The etch pits are observed on the GaAs bonding surface of GaAs/Si bonded wafer after annealed, indicating that the dislocations are formed due to thermal stress. The density of the dislocation on the surface of GaAs increases with the increase of the annealing temperature in the bonded area. The result of the simulation indicates dislocation increase due to higher strain energy caused by higher thermal stress. Some pits are observed near the boundary of the bonded and the unbonded area on the GaAs bonding surface of GaAs/Si bonded wafer annealed at 300 °C and 350 °C. According to calculated stress of the simulation, the thermal stress at the boundary of the bonded and unbonded area is greater than that in the bonded region, leading to the formation of the pits. In addition, a large number of the dislocations are generated near the pits. This may be attributed to reduction of the dislocation nucleation energy. In this paper, different kinds of defects are observed in the bonded area and the boundary between bonded region and unbonded region. By revealing the dependence of these defects and temperature, we trust that this work may provide guidance for the study on defects in the interface of devices based on the wafer bonding technique.

#### Data availability statement

All data that support the findings of this study are included within the article (and any supplementary files).

#### Acknowledgments

Financial support from the Natural Science Foundation of China (61974122, 61534005 and 62004087), Natural Science Foundation of Jiangxi Province (20192ACBL20048) and Natural Science Foundation of Fujian Province (2020J01815) are acknowledged.

#### ORCID iDs

Jinlong Jiao  <https://orcid.org/0000-0002-8677-4124>

Shaoying Ke  <https://orcid.org/0000-0003-2723-474X>

Songyan Chen  <https://orcid.org/0000-0002-7373-772X>

#### References

- [1] Essig S, Moutanabbir O, Wekkeli A, Nahme H, Oliva E, Bett A W and Dimroth F 2013 Fast atom beam-activated n-Si/n-GaAs wafer bonding with high interfacial transparency and electrical conductivity *J. Appl. Phys.* **113** 203512
- [2] Tsao J Y, Dodson B W, Picraux S T and Cornelison D M 1987 Critical stresses for SixGe1-x strained-layer plasticity *Phys. Rev. Lett.* **59** 2455–8
- [3] Freund L B 2013 Dislocation mechanisms of relaxation in strained epitaxial films *MRS Bull.* **17** 52–60
- [4] Eaglesham D J, Kvam E P, Maher D M, Humphreys C J and Bean J C 1989 Dislocation nucleation near the critical thickness in GeSi/Si strained layers *Phil. Mag. A* **59** 1059–73
- [5] Dodson B W and Tsao J Y 1987 Relaxation of strained-layer semiconductor structures via plastic flow *Appl. Phys. Lett.* **51** 1325–7
- [6] Cederberg J G, Leonhardt D, Sheng J J, Li Q M, Carroll M S and Han S M 2010 GaAs/Si epitaxial integration utilizing a two-step, selectively grown Ge intermediate layer *J. Cryst. Growth* **312** 1291–6
- [7] Shi B, Wang L, Taylor A A, Brunelli S S, Zhao H W, Song B W and Klamkin J 2019 MOCVD grown low dislocation density GaAs-on-V-groove patterned (001) Si for 1.3  $\mu\text{m}$  quantum dot laser applications *Appl. Phys. Lett.* **114** 172102
- [8] Taylor P J et al 2001 Optoelectronic device performance on reduced threading dislocation density GaAs/Si *J. Appl. Phys.* **89** 4365–75
- [9] Jung D, Callahan P G, Shin B, Mukherjee K, Gossard A C and Bowers J E 2017 Low threading dislocation density GaAs growth on on-axis GaP/Si (001) *J. Appl. Phys.* **122** 225703
- [10] Boyer J T, Blumer A N, Blumer Z H, Lepkowski D L and Grassman T J 2020 Reduced dislocation introduction in III–V/Si heterostructures with glide-enhancing compressively strained superlattices *Cryst. Growth Des.* **20** 6939–46
- [11] Tachikawa M and Mori H 1990 Dislocation generation of GaAs on Si in the cooling stage *Appl. Phys. Lett.* **56** 2225–7
- [12] Tang M C, Chen S M, Wu J, Jiang Q, Dorogan V G, Benamara M, Mazur Y I, Salamo G J, Seeds A and Liu H Y 2014 1.3- $\mu\text{m}$  InAs/GaAs quantum-dot lasers monolithically grown on Si substrates using InAlAs/GaAs dislocation filter layers *Opt. Express* **22** 11528–35

- [13] Liang J B, Miyazaki T, Morimoto M, Nishida S, Watanabe N and Shigekawa N 2013 Electrical properties of p-Si/n-GaAs heterojunctions by using surface-activated bonding *Appl. Phys. Express* **6** 021801
- [14] Zhou Y C, Zhu Z H, Crouse D and Lo Y H 1998 Electrical properties of wafer-bonded GaAs/Si heterojunctions *Appl. Phys. Lett.* **73** 2337–9
- [15] Kim S, Geum D M, Park M S, Kim H, Song J D and Choi W J 2017 Fabrication of high-quality GaAs-based photodetector arrays on Si *Appl. Phys. Lett.* **110** 153505
- [16] Yokoyama M *et al* 2019 High quality thin body III-V-on-insulator channel layer transfer on Si wafer using direct wafer bonding *ECS Trans.* **33** 391–401
- [17] Liang D, Roelkens G, Baets R and Bowers J E 2010 Hybrid integrated platforms for silicon photonics *Materials* **3** 1782–802
- [18] Howlader M M R, Watanabe T and Suga T 2001 Investigation of the bonding strength and interface current of p-Si/n-GaAs wafers bonded by surface activated bonding at room temperature *J. Vac. Sci. Technol. B* **19** 2114–8
- [19] Tan C S, Fan A, Chen K N and Reif R 2003 Low-temperature thermal oxide to plasma-enhanced chemical vapor deposition oxide wafer bonding for thin-film transfer application *Appl. Phys. Lett.* **82** 2649–51
- [20] Tong Q Y, Gan Q, Fountain G, Hudson G and Enquist P 2004 Low-temperature bonding of silicon-oxide-covered wafers using diluted HF etching *Appl. Phys. Lett.* **85** 2762–4
- [21] Tong Q Y, Gan Q, Hudson G, Fountain G and Enquist P 2004 Low temperature InP/Si wafer bonding *Appl. Phys. Lett.* **84** 732–4
- [22] Singh R, Radu I, Scholz R, Himcinschi C, Gösele U and Christiansen S H 2006 Low temperature InP layer transfer onto Si by helium implantation and direct wafer bonding *Semicond. Sci. Technol.* **21** 1311–4
- [23] Kikuchi T, Bai L, Mitarai T, Yagi H, Furukawa M, Amemiya T, Nishiyama N and Arai S 2019 Enhanced bonding strength of InP/Si chip-on-wafer by plasma-activated bonding using stress-controlled interlayer Japanese *J. Appl. Phys.* **59** SBBD02
- [24] Ke S Y, Lin S M, Ye Y J, Mao D F, Huang W, Xu J F, Li C and Chen S Y 2017 Bubble evolution mechanism and stress-induced crystallization in low-temperature silicon wafer bonding based on a thin intermediate amorphous Ge layer *J. Phys. D: Appl. Phys.* **50** 405305
- [25] Ke S Y, Ye Y J, Lin S M, Ruan Y J, Zhang X Y, Huang W, Wang J Y, Li C and Chen S Y 2018 Low-temperature oxide-free silicon and germanium wafer bonding based on a sputtered amorphous Ge *Appl. Phys. Lett.* **112** 041601
- [26] Aspnes D E and Studna A 1985 Stability of (100)GaAs surfaces in aqueous solutions *Appl. Phys. Lett.* **46** 1071–3
- [27] Ke S Y, Li D K and Chen S Y 2020 A review: wafer bonding of Si-based semiconductors *J. Phys. D: Appl. Phys.* **53** 323001
- [28] Tong Q Y and Gösele U M 1999 Wafer Bonding and Layer Splitting for Microsystems *Adv. Mater.* **11** 1409–25
- [29] Fitzgerald E A, Watson G P, Proano R E, Ast D G, Kirchner P D, Pettit G D and Woodall J M 1989 Nucleation mechanisms and the elimination of misfit dislocations at mismatched interfaces by reduction in growth area *J. Appl. Phys.* **65** 2220–37